Regviz

Espressif Systems /ESP32-H2 /DMA /OUT_INT_ST_CH2

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as OUT_INT_ST_CH2

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-H2/DMA/OUT_INT_ST_CH2#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 (OUT_DONE)OUT_DONE 0 (OUT_EOF)OUT_EOF 0 (OUT_DSCR_ERR)OUT_DSCR_ERR 0 (OUT_TOTAL_EOF)OUT_TOTAL_EOF 0 (OUTFIFO_OVF)OUTFIFO_OVF 0 (OUTFIFO_UDF)OUTFIFO_UDF

Description

Masked interrupt of channel 0

Fields

OUT_DONE

The raw interrupt status bit for the OUT_DONE_CH_INT interrupt.
OUT_EOF

The raw interrupt status bit for the OUT_EOF_CH_INT interrupt.
OUT_DSCR_ERR

The raw interrupt status bit for the OUT_DSCR_ERR_CH_INT interrupt.
OUT_TOTAL_EOF

The raw interrupt status bit for the OUT_TOTAL_EOF_CH_INT interrupt.
OUTFIFO_OVF

The raw interrupt status bit for the OUTFIFO_OVF_L1_CH_INT interrupt.
OUTFIFO_UDF

The raw interrupt status bit for the OUTFIFO_UDF_L1_CH_INT interrupt.

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/espressif/svd